(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 8 November 2001 (08.11.2001)

PCT

(10) International Publication Number WO 01/84619 A2

(51) International Patent Classification7: H01L 21/60

CA 94539 (US). YANG, Lisa, L.; 1058 Phelps Avenue, San Jose, CA 95117 (US).

(21) International Application Number: PCT/US01/13961

(74) Agents, DEDNAL

(22) International Filing Date: 30 April 2001 (30.04.2001)

(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(25) Filing Language: English

(81) Designated States (national): JP, KR.

(26) Publication Language: English

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(30) Priority Data: 09/565,569

4 May 2000 (04.05.2000) US

Published:


 without international search report and to be republished upon receipt of that report

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; P.O. Box 450A, Santa Clara, CA 95052 (US).

(72) Inventors: SAIGAL, Dinesh; 3287 Mirage Way, San Jose, CA 95135 (US). ATHREYA, Shankarram; 930 Rockefeller Drive #5A, Sunnyvale, CA 94087 (US). NGAN, Kenny, King-Tai; 43793 Cameron Hills Drive, Premont,

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF DEPOSITING LOW STRESS FILMS



Cross section of C4 solder bump

(57) Abstract: A method of forming solder bumps (314) on a semiconductor wafer utilizing a low temperature biasable electrostatic chuck. In particular, the method comprises the steps of providing at least one bond pad (304) on the semiconductor wafer, forming a barrier layer (312) over the bond pad, and forming the solder bumps (314) upon the at least one bond pad. By controlling the temperature and biasing of the electrostatic chuck, the barrier layer, such as nickel vanadium, exhibits a low tensile or compressive stress.

METHOD OF DEPOSITING LOW STRESS FILMS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates generally to processing a substrate, e.g., a semiconductor wafer. In particular, the invention relates to a method and apparatus for depositing solder bumps on a semiconductor wafer.

2. Description of the Background Art

Microelectronic semiconductor substrates on which integrated circuits are formed require electrical contacts to provide the necessary interface between the integrated circuit and other electronic devices, such as printed circuit boards or user interface devices such as a monitor, keyboard, printer, mouse, or the like. With continuing advances in the semiconductor industry, circuits are often designed to use as little space as possible. Miniaturization of electrical circuits leads to many advantages including improved speed, noise reduction, and cost reduction. Despite increasing emphasis on miniaturization, reliable circuit interconnections must be formed on the semiconductor substrates.

Several methods may be used for forming the necessary electrical interconnections on semiconductor substrates. One method is to utilize lead frames that extend out of a plastic package in which a semiconductor device has been molded in order to connect with an external device. With increasing miniaturization, however, another approach known as "flip-chip" technology has widely come into practice. With "flip-chip" technology, electrical interconnects are provided by means of conductive metal bumps, known as solder bumps, constructed on bond pads that are formed on the top or active surface of the semiconductor substrate. The semiconductor substrate can then be "flipped" and mounted directly to a printed wiring board or other device, with the solder

bumps forming the electronic interconnects. "Flip-chip" technology thus eliminates the need for semiconductor packaging, and also leads to many important advantages over other technologies used to form electrical interconnects including greater miniaturization, better interconnect reliability, higher circuit densities, and cost savings.

Vias are often utilized with integrated circuits (IC) to provide the interconnection necessary between the internal circuitry of the IC and the external interface, i.e., circuitry printed wiring boards and the like. Typically, a layered metallization using conventional metal deposition processes is utilized for the via bond pad, upon which a metal solder bump is constructed. A device is subsequently bonded to the substrate through the solder bump.

A semiconductor substrate typically undergoes a number of processing steps prior to the solder bump formation processing sequence. The process includes applying an adhesive and a diffusion barrier, such as titanium (Ti) and nickel vanadium (NiV) respectively over the via bond pad. The solder is then applied over the diffusion barrier and subjected to heating in order to create a reflow of the solder over the via bond pad.

The Ti/NiV layers (i.e., stack), usually deposits under a high tensile stress. Accordingly, stress control is extremely important during illustratively, a controlled collapse chip connection ("C4") flip chip process. The C4 flip chip process is an example of solder bump based flip chip technology known in the art. Tensile stress has been found to contribute to many failure mechanisms such as delamination, deformation, and fracture. Thus, it is desirable to keep the stress level at low tensile, or preferably in the compressive range to prevent the above mentioned failure mechanisms. Additionally, it has been found that stress is strongly dependent on deposition temperature and wafer bias. Therefore, there is a need to have the ability to integrate the NiV deposition process with sputtering hardware that is capable of providing active wafer temperature control, wafer bias, and full coverage.

SUMMARY OF THE INVENTION

A method for providing active wafer temperature control, wafer bias and full wafer coverage overcomes the disadvantages heretofore associated with the prior art. Specifically, the inventive method advantageously forms solder bumps on a semiconductor wafer utilizing a low temperature biasable electrostatic chuck. In particular, the method comprises the steps of providing at least one bond pad on the semiconductor wafer and depositing a barrier layer such as nickel vanadium over the at least one bond pad. Solder is then deposited over the barrier layer to form a solder bump on the bond pad.

Thus, by selecting an operating temperature and biasing power of the electrostatic chuck, the tensile stress or compressive strength of the barrier layer may be controlled. In this manner, the stress level of the titanium and nickel vanadium layers are maintained at low tensile, or preferably in the compressive range to prevent solder joint failures.

BRIEF DESCRIPTION OF THE DRAWINGS

The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

- FIG. 1 depicts a partial cross-sectional view of a semiconductor wafer processing chamber for practicing the present invention;
- FIG. 2 depicts a cross-sectional view of a low temperature biasable electrostatic chuck seen in the wafer processing chamber in FIG. 1;
- FIG. 3 depicts a cross-sectional view of a controlled collapse chip connection solder bump; and
- FIG. 4 depicts a graph plotting stress of deposited NiV films as a function of temperature and bias power;
- FIG. 5 depicts a table of various stress levels (MPa) for a 400A Ti/3700A NiV stack as derived from FIG. 4; and

FIG. 6 depicts a series of method steps for practicing the invention.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

DETAILED DESCRIPTION

The purpose of this invention is to provide a method of low stress sputtering of deposition materials on a semiconductor wafer. Specifically, solder connections on leadless flip chips require adhesive and barrier layers deposited upon a bonding pad prior to depositing solder and forming solder bumps thereafter. The method inventively utilizes a low temperature biasable electrostatic chuck to establish a favorable set of process conditions to deposit such layers at an acceptable stress level.

FIG. 1 depicts a cross-sectional view of a physical vapor deposition (PVD) processing chamber 100 for processing a workpiece 102, i.e., a semiconductor wafer in a workpiece processing system (not shown). For a detailed understanding of the PVD processing chamber 100 and its operation in processing a wafer, the reader should refer to the drawings and the detailed description contained in commonly assigned U.S. Patent No. 5,228,501, issued July 20, 1993 incorporated herein by reference. That disclosure discloses a wafer support assembly used in a physical vapor deposition chamber manufactured by Applied Materials, Inc. of Santa Clara, California. Furthermore, the chamber may be integrated in a processing system or cluster tool such as an ENDURATM platform, also manufactured by Applied Materials, Inc.

Specifically, the wafer 102 is disposed on a support surface 103 of a pedestal assembly 104 for retaining the wafer, regulating wafer temperature, and providing RF biasing to the wafer in a well-defined and insulated path that is internal to the apparatus. The pedestal assembly 104 has a puck 105, i.e., an electrostatic chuck, supported by a pedestal base 106 and a shaft 126 which contains the necessary wiring to conduct DC and RF power from remote power sources 122 and 124 to the pedestal assembly 104.

Additionally, the shaft 126 carries a gas conduit 142 to feed backside cooling gas through the pedestal assembly 104 and to a backside of the wafer 102. Lift pins 110 mounted on a platform 112 connected to a vertical shaft 114 serve to lift the wafer 102 off the support surface 103 after processing.

A target 116 of sputtering or deposition material is positioned over the pedestal assembly 104. Typically, the target 116 is nickel vanadium (NiV), and is electrically insulated from the chamber 100. In a preferred embodiment the target material is 93% nickel and 7% vanadium (by weight), although other weighting percentages may be used. The remote power source 122 is preferably a high voltage DC power supply, and is electrically connected between the target 116 and pedestal assembly 104 for magnetron sputtering a wafer. Additionally, an RF (radio frequency) voltage source 124 is coupled to the pedestal assembly 104 as explained in greater detail below. Waste ring 108, cover ring 138 and shield 150 circumscribe the pedestal assembly 104 to prevent unwanted deposition into the lower chamber region 140.

FIG. 2 depicts a cross-sectional view of a specific puck 105, i.e., a low temperature biasable electrostatic chuck. Specifically, the pedestal assembly 104 has an electrostatic chuck 105 disposed on top of the pedestal base 106. The pedestal base 106 is usually fabricated from a durable material, e.g., nickel, an alloy, or a similar metallic material. In a preferred embodiment of the invention, the pedestal base is KOVAR®. KOVAR® is the trade name for an iron/nickel/cobalt alloy manufactured and sold by Westinghouse Electric Co. The electrostatic chuck 105 can be fabricated from a dielectric material e.g., a ceramic, silicon oxide, silicon nitride, sapphire, or the like and is shaped as a thin circular puck. The chuck 105 is attached to the pedestal base 106 via a retaining ring 206. An example of a pedestal assembly 104 that may be used in this apparatus is disclosed in commonly assigned U.S. Patent Application No. 09/071,784 filed May 1, 1998 to Flanigan et al and is incorporated by reference herein. Specifically, that reference discloses a low temperature biasable electrostatic chuck.

Within the body of the electrostatic chuck 105 there are various conducting elements that assist in workpiece processing. For example, a heater electrode 222 may be buried within layers of the electrostatic chuck 105. The heater electrode 222 is connected to a remote power source (not shown). In this way, the heater electrode 222 generates heat, which is transferred to the workpiece on top of the electrostatic chuck 105 to maintain the workpiece at proper processing temperatures. Additionally, the electrostatic chuck 105 may be provided with one or more chucking electrodes 224. The chucking electrodes 224 are also connected to a remote power source, i.e. the high voltage DC power supply 122 of FIG. 1. In this way, the chucking electrodes 224 provide the necessary electrostatic force to the backside of a workpiece to retain it on the electrostatic chuck 105. The chucking electrodes 224 are shown in a bipolar configuration, but other configurations such as monopolar or zoned are possible.

The enclosure 208 contains further components that assist in biasing of the workpiece (wafer) 102 and temperature control of the workpiece retained upon the electrostatic chuck 105. An electrode 234 is disposed between the electrostatic chuck 105 and the pedestal 104. Specifically, the electrode 234 is disposed directly below the electrostatic chuck 105 inside the enclosure 208. Preferably, the electrode 234 is fabricated from a material that is a high conductor of RF power. In a preferred embodiment of the invention, the electrode is a cooling manifold fabricated of a block of copper or stainless steel that is machined to —communicate with other enclosure components. The cooling manifold electrode 234 has a top surface 235. The top surface may have a plurality of grooves 236. The grooves 236 reduce the surface area of the top surface 235 of the cooling manifold electrode 234 that is in contact with the electrostatic chuck 105 such that the amount of heat extracted from the chuck (and wafer) is moderated.

A coolant tube 238 is disposed in a channel 240 on a bottom 256 of the plate 234.

The coolant tube 238 circumscribes nearly the entire bottom 256 of the cooling

manifold\electrode 234 and extends down the shaft 126 within a bellows isolator 226. In a preferred embodiment of the invention, the coolant tube 238 is fashioned from a RF conductive material such as stainless steel. Additionally, the coolant tube 238 may have a plurality of coatings or platings to improve RF conductivity and prevent oxidation of the coolant tube 238 and previously deposited coatings. The coolant tube 238 is affixed to the channel 240 by any means known to establish and maintain physical contact between the coolant tube 238 and the plate 234.

The cooling manifold\electrode 234 is maintained in close physical contact with the bottom 202 of the electrostatic chuck 105 via mechanically biased insulator 242. The insulator 242 is preferably an isolator ring fabricated from a dielectric material, e.g., ceramic, and circumscribes the upper inner wall 250. Specifically, the springs 246 in recesses 244 bear upon the floor 254 of the enclosure 208 and the isolator ring 242. The resultant forces from the springs 246 maintain the cooling manifold 234 in close physical contact with the bottom 202 of the electrostatic chuck 105.

In operation, a wafer 102 is placed on the support surface 103 of the electrostatic chuck 105. Air is drawn out of the chamber 100 via a vacuum pump 128 to create a low-pressure environment (i.e. 1mT-5 Torr). A reactant gas, preferably Argon, is introduced into the chamber 100 from one of the remote gas sources 130 or 134. The power supply 122 is energized, which electrostatically clamps the wafer 102 to the support surface 103. Specifically, a DC bias is applied to the chucking electrodes 224 via capacitive coupling using a 13.56 MHz bias power supply 122. The high voltage level produced by the power supply 122 also ignites the gas into plasma and biases the target 116. Once the plasma is formed, the gaseous ions cause the target material to sputter onto the wafer 102. Furthermore, the cooling manifold\electrode 234 and the RF biasing of the substrate pedestal 104 may be controlled to actively regulate the temperature and RF biasing via a controller (not shown). In this manner, the chamber is capable of controlling specific stress levels during the NiV deposition process as required.

FIG. 3 depicts a cross-sectional view of a controlled collapse chip connection solder bump 300. The controlled collapse chip connection solder bump 300 is formed upon a silicon wafer 302 having a surface 303 that is metallized with a bonding plate layer (i.e., pad) 304 of aluminum or copper. Disposed over the bonding pad 304 are one or more insulative layers (e.g., silicon nitride 306 and polyimide 308). The silicon nitride 306 and polyimide is then etched by conventional etching techniques (e.g., hardmask or photolithographic techniques) to form a channel 305 over the pad 304 such that an upper surface of the metallic bonding pad 304 is exposed.

Furthermore, an adhesion layer such as Titanium is deposited in the channel 305, on the exposed portion of the bonding pad 304 and the insulative layers to provide adequate adhesion for a barrier layer 312. The barrier layer 312 is then deposited in the channel 305 and on the adhesion layer 310 prior to making a die-substrate solder connection. The barrier layer 312 serves as a diffusion barrier against a solder bump metal 314 and the bonding pad 304. Preferably, the barrier layer 312 is a conductive material that is highly resistant to diffusion, and in one embodiment of the invention is nickel vanadium (NiV). The layers of Ti and NiV together form a stack typically measuring 400 Angstroms and 3700 Angstroms respectively. After the Ti/NiV film deposition, the wafer 302 is subject to a photolithograph process to expose only the channel 305 with the adhesive layer 310 and barrier layer 312. Solder electroplating is then performed by conventional electroplating techniques, which allows solder to electroplate only the channels 305. The solder may be a standard lead/tin composite. The Ti/NiV film is then etched out by conventional etching techniques from the non plated areas wherein the plated solder bump 314 acts as a mask against etching of the Ti/NiV stack in the bonding pad 304 areas. Finally, the wafer 302 is subjected to heat in order to reflow the solder, thereby causing the deposited solder to take the desired shape of solder bumps 314.

FIG. 4 depicts a graph plotting NiV film stress. Specifically, temperature of the electrostatic chuck is shown increasing along the ordinate axis, and bias power (in Watts)

of the electrostatic chuck is shown increasing along the abscissa axis. The curves represent NiV films of various stress levels. It is believed that wafer bias controls the energy of ions bombarding the growing film and can switch the stress from tensile to compressive by an "atomic peening" mechanism. Wafer temperature determines the atomic mobility of atoms on the surface, which can influence residual stress. For example, a film "A" having a stress level of -1e⁺⁹ dynes may be formed at any combination of temperature and biasing along the film line. FIG. 5 depicts a table of various stress levels (MPa) for a 400A Ti/3700A NiV stack as derived from the graph of FIG. 4. Accordingly, FIGS. 4 and 5 illustrate that low wafer temperature along with a relative high wafer bias can achieve the required stress level in the range of +100 MPa to -500 MPa to create a film with the desired stress value. The electrostatic chuck is operated at a temperature in a range of 25°C to 200°C, and preferably at 75°C.

Similarly, the electrostatic chuck is operated at a biasing power level of 50 Watts to 800 Watts, and preferably at 350 Watts.

FIG. 6 depicts a flow chart of a series of steps for practicing the method of the subject invention using a low-temperature biasable electrostatic chuck such as the one described in chamber 100. Specifically, the method 600 begins at step 601 and proceeds to step 602 where at least one bond pad is provided on a semiconductor wafer. In step 604, at least one insulative layers is deposited upon the at least one bond pad. In a preferred embodiment, first silicon nitride and then a polyimide insulative material is deposited over the bond pad, and the method proceeds to step 606. In step 606, the wafer is etched such that a channel is created through the insulative layers and exposes the bond pad. In step 608, an adhesive layer, such as titanium, is deposited over the exposed bond pad and within the channel. In step 610, a low tensile or compressive strength barrier layer, such as nickel vanadium, is deposited over the adhesive layer and within the channel. In step 612, solder is deposited under low-temperature, RF biased conditions over the barrier and within the channel, and in step 614, the solder is reflowed

to create solder bumps. The method 600 ends in step 615. Thus, method 600 provides solder bumps that are not subject to high tensile stresses from the barrier layer.

Accordingly, solder joint failures are diminished.

The above-described process steps, as illustrated in FIG. 6 are advantageously performed in a system that is controlled by a processor-based control unit. FIG. 1 shows a block diagram of a deposition system 100 having a control unit 140 that can be employed in such a capacity. The control unit 140 includes a processor unit 142, a memory 144, a mass storage device 146, an input control unit 148, and a display unit 149 which are all coupled to a control unit bus 150.

The processor unit 142 forms a general purpose computer that becomes a specific purpose computer when executing programs such as a program for implementing deposition of the present invention. Although the invention is described herein as being implemented in software and executed upon a general purpose computer, those skilled in the art will realize that the method of the present invention could be operated using hardware such as an application specific integrated circuit (ASIC) or other hardware circuitry. As such, the invention should be understood as being able to be implemented, in whole or in part, in software, hardware, or both.

The processor unit 142 is either a microprocessor or other engine that is capable of executing instructions stored in a memory. The memory 144 can be comprised of a hard disk drive, random access memory ("RAM"), read only memory ("ROM"), a combination of RAM and ROM, or another processor readable storage medium. The memory 144 contains instructions that the processor unit 142 executes to facilitate the performance of the above mentioned process steps. The instructions in the memory 144 are in the form of program code. The program code may conform to any one of a number of different programming languages. For example, the program code can be written in C+, C+++, BASIC, Pascal, or a number of other languages.

The display unit 149 provides information to a chamber operator in the form of graphical displays and alphanumeric characters under control of the processor unit 142. The input control unit 148 couples a data input device, such as a keyboard, mouse, or light pen, to the control unit 140 to provide for the receipt of input from an operator or from the computer system operating a complex processing tool.

The control unit bus 150 provides for the transfer of data and control signals between all of the devices that are coupled thereto. Although the control unit bus 150 is displayed as a single bus that directly connects the devices in the control unit 140, the control unit bus 150 can also be a collection of busses. For example, the display unit 149, the input control unit 148, and mass storage device 146 may be coupled to an input-output peripheral bus, while the processor unit 142 and memory 144 are coupled to a local processor bus. The local processor bus and input-output peripheral bus are coupled together to form the control unit bus 150.

The control unit 140 is coupled to the chamber 100 via a plurality of elements of the deposition system, employed in depositing material on wafers being individually passed through the chamber and in accordance with the present invention. The elements include, but are not limited to the heater electrode 222 and the cooling manifold\electrode 234 for controlling temperature, and the chucking electrodes 224 and dc power supply 122 for controlling biasing of the wafer 102. Each of the elements is coupled to the control unit bus 150 to facilitate communication between the control unit 140 and the elements. The control unit 140 provides signals to the chamber elements that cause the elements to perform the operations required for the process steps described above. In operation, the processor unit 142 directs the operation of the chamber elements in response to these instructions, the chamber elements are directed to perform the process steps described above.

Thus, the inventive process allows for the bonding of solder bumps to the bonding pads on a semiconductor wafer. Specifically, the titanium adhesive and nickel vanadium barrier film layers are deposited on the wafer at a low temperature and high RF bias level of the electrostatic chuck. In this manner, the stress levels of the film layers may be controlled, and thereby reduce the flip chip's susceptibility to solder joint failures.

Although various embodiments that incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.

CLAIMS

What is claimed is:

A method of forming solder bumps on a semiconductor wafer, comprising the steps of:
 providing at least one bond pad on the semiconductor wafer;
 forming a barrier layer over said at least one bond pad;
 forming said solder bumps upon said at least one bond pad wherein the barrier
layer has a low tensile or compressive strength.

- 2. The method of claim 1 further comprising the steps of sputtering said semiconductor wafer with an adhesive layer over said at least one bond pad and prior to said forming said barrier layer.
- 3. The method of claim 1 further comprising the steps of reflowing said solder to form a solder bump upon said bond pad.
- 4. The method of claim 2 further comprising the steps of:

depositing a layer of silicon nitride over said at least one bond pad;

depositing a polyimide layer over said silicon nitride layer;

etching at least one channel through said silicon nitride and polyimide layers to expose said at least one bond pad; and

depositing said adhesive layer on said exposed at least one bond pad and within said at least one channel.

5. The method of claim 2 wherein said adhesive layer is titanium.

- 6. The method of claim 1 wherein said barrier layer is nickel vanadium.
- 7. The method of claim 1 wherein said forming steps are performed on a low temperature biasable electrostatic chuck.
- 8. The method of claim 7 wherein said temperature and biasing of said electrostatic chuck are selected to achieve said low tensile or compressive strength film.
- 9. The method of claim 8 wherein the temperature of said electrostatic chuck is in the range of 25 degrees Celsius to 200 degrees Celsius.
- 10. The method of claim 8 wherein the biasing power of said electrostatic chuck is in the range of 50 Watts to 800 Watts.
- 11. A method of forming solder bumps on a semiconductor wafer in a semiconductor wafer process chamber having an electrostatic chuck, comprising the steps of:

selecting an operating temperature of said electrostatic chuck in the range of 25 degrees Celsius to 200 degrees Celsius;

selecting an operating bias power of said electrostatic chuck in the range of 50 Watts to 800 Watts;

sputtering said semiconductor wafer with a barrier deposition material to form a layer over at least one solder pad of said semiconductor wafer; and depositing solder on said at least one bond pad.

12. The method of claim 11 further comprising the step of sputtering said semiconductor wafer with an adhesive layer prior to said sputtering step of said barrier layer.

13. The method of claim 11 further comprising the step of reflowing said solder to form a solder bump upon said at least one bond pad.

- 14. The method of claim 12 further comprising the steps of:
 - depositing a layer of silicon nitride over said at least one bond pad;
 - depositing a polyimide over said silicon nitride layer;
- etching at least one channel through said silicon nitride and polyimide layers to expose said at least one bond pad; and

depositing said adhesive layer on said exposed at least one bond pad and within said at least one channel.

- 15. The method of claim 12 wherein said adhesive layer is titanium.
- 16. The method of claim 11 wherein said barrier layer is nickel vanadium.
- 17. The method of claim 11 wherein the temperature of said electrostatic chuck is in the range of 50 degrees Celsius to 100 degrees Celsius.
- 18. The method of claim 11 wherein the biasing power of said electrostatic chuck is in the range of 300 Watts to 400 Watts.
- 19. In a system for controlling the process sequence of wafers through a chamber having a low temperature biasable electrostatic chuck, a computer readable medium in a general purpose computer system that operates as a special purpose controller when executing a deposition program for said chamber to perform a process comprising the steps of:

selecting an operating temperature of said electrostatic chuck in the range of 75 degrees Celsius to 200 degrees Celsius;

selecting an operating bias power of said electrostatic chuck in the range of 50 Watts to 800 Watts;

sputtering said semiconductor wafer with a barrier deposition material to form a layer over at least one solder pad of said semiconductor wafer; and depositing solder on said at least one bond pad.

- 20. The method of claim 19 further comprising the step of sputtering said semiconductor wafer with an adhesive layer prior to said sputtering step of said barrier layer.
- 21. The method of claim 19 further comprising the step of reflowing said solder to form a solder bump upon said at least one bond pad.
- 22. The method of claim 20 further comprising the steps of:


depositing a layer of silicon nitride over said at least one bond pad;


depositing a polyimide over said silicon nitride layer;

etching at least one channel through said silicon nitride and polyimide layers to expose said at least one bond pad; and


depositing said adhesive layer on said exposed at least one bond pad and within said at least one channel.

- 23. The method of claim 19 wherein the temperature of said electrostatic chuck is in the range of 50 degrees Celsius to 100 degrees Celsius.
- 24. The method of claim 19 wherein the biasing power of said electrostatic chuck is in the range of 300 Watts to 400 Watts.





3/5



Cross section of C4 solder bump FIG. 3

400A Ti/3700NiV Stack

Temperature (°C)	Bias (W)	Stress (MPa)	
Room	500	286	
200	500	753	
150	50	1060	
150	250	358	
150	450	-110	
100	700		

FIG. 5




FIG. 4

5/5




FIG. 6

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 8 November 2001 (08.11.2001)

PCT

(10) International Publication Number WO 01/84619 A3

(51) International Patent Classification7: C23C 14/00

H01L 21/60,

CA 94539 (US). YANG, Lisa, L.; 1058 Phelps Avenue,

(21) International Application Number: PCT/US01/13961

(22) International Filing Date: 30 April 2001 (30.04.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/565,569

4 May 2000 (04.05.2000)

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; P.O. Box 450A, Santa Clara, CA 95052 (US).

(72) Inventors: SAIGAL, Dinesh; 3287 Mirage Way, San Jose, CA 95135 (US). ATHREYA, Shankarram; 930 Rockefeller Drive #5A, Sunnyvale, CA 94087 (US). NGAN, Kenny, King-Tai; 43793 Cameron Hills Drive, Premont, San Jose, CA 95117 (US).

- (74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).
- (81) Designated States (national): JP, KR.
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).


Published:

with international search report

(88) Date of publication of the international search report: 4 April 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF DEPOSITING LOW STRESS FILMS



Cross section of C4 solder bump

(57) Abstract: A method of forming solder bumps (314) on a semiconductor wafer utilizing a low temperature biasable electrostatic chuck. In particular, the method comprises the steps of providing at least one bond pad (304) on the semiconductor wafer, forming a barrier layer (312) over the bond pad, and forming the solder bumps (314) upon the at least one bond pad. By controlling the temperature and biasing of the electrostatic chuck, the barrier layer, such as nickel vanadium, exhibits a low tensile or compressive

INTERNATIONAL SEARCH REPORT

No Purious 01/13961

A. CLASSIF IPC 7	HO1L21/60 C23C14/00			
According to	International Patent Classification (IPC) or to both national classification	on and IPC		
B. FIELDS S				
Minimum doc IPC 7	cumentation searched (classification system tollowed by classification $H01L - C23C$	symbols)		
	ion searched other than minimum documentation to the extent that suc		ırched	
Electronic da	ata base consulted during the international search (name of data base	and, where practical, search terms used)		
EPO-Int	ternal, INSPEC, WPI Data, PAJ			
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the relevant	rant passages	Relevant to claim No.	
A	WO 99 34423 A (BOHR MARK T ;INTEL (US)) 8 July 1999 (1999-07-08) page 7, paragraph 4 -page 8, parag	1-24		
	figure 3FG	(NC)	19-24	
A	WO 99 57753 A (APPLIED MATERIALS : 11 November 1999 (1999-11-11)	INC)	13 24	
A,P	-& US 6 081 414 A (FLANIGAN ALLEN	19-24		
	27 June 2000 (2000-06-27) cited in the application column 3, line 40 -column 6, line figures 1,2			
A	WO 98 54377 A (APPLIED MATERIALS; CHIANG TONY (US); DING PEIJUN (UBA) 3 December 1998 (1998-12-03) page 3, line 2 -page 5, line 15	1-24		
Fur	ther documents are listed in the continuation of box C.	X Patent family members are listed	in annex.	
.V. docnu	alegories of cited documents ; nent defining the general state of the art which is not idered to be of particular relevance	"T" later document published after the inte or priority date and not in conflict with cited to understand the principle or th invention	the application but	
E earlier	document but published on or after the international date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone		
which citation	on or other special reason (as specified)	"Y" document of particular relevance; the cannot be considered to involve an in	claimed invention wentive step when the one other such docu-	
other	nent referring to an oral disclosure, use, exhibition or r means nent published prior to the international filing date but than the priority date claimed	ments, such combination being obvious to a person skilled in the art. 8° document member of the same patent family		
	e actual completion of the international search	Date of mailing of the international se		
1	11 December 2001	18/12/2001		
Name and	d mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer		
	NL ~ 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Micke, K		

INTERNATIONAL SEARCH REPORT

Information on patent family members

ir. rational Application No
Puli/US 01/13961

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
WO 9934423	Α	08-07-1999	AU WO	1410999 A 9934423 A1	19-07-1999 08-07-1999
WO 9957753	Α	11-11-1999	US EP WO	6081414 A 1075707 A1 9957753 A1	27-06-2000 14-02-2001 11-11-1999
WO 9854377	Α	03-12-1998	US EP WO	6139699 A 0985058 A2 9854377 A2	31-10-2000 15-03-2000 03-12-1998

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.